Publications :: Search

Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices.

Show publication

On this page you see the details of the selected publication.

Publication properties

Title:

Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices.

Rating:

(not rated yet)

Discussion:

0 comments

Date:

2007

Publication type:

Conference paper

Authors:

Download (by DOI):

BibTeX:

DBLP:

Bookmark:

The following keywords have been assigned to this publication so far. If you have logged in, you can tag this publication with additional keywords.

Keywords
No keywords have been assigned to this publication yet.

If you log in you can tag this publication with additional keywords

A publication can refer to another publication (outgoing references) or it can be referred to by other publications (incoming references).

Incoming References
No incoming references have been assigned to this publication yet.
Outgoing References
No outgoing references have been assigned to this publication yet.

If you log in you can add references to other publications

A publication can be assigned to a conference, a journal or a school.

Conference
Name:	FPL 2007, International Conference on Field Programmable Logic and Applications, Amsterdam, The Netherlands, 27-29 August 2007 2007
DBLP:	db/conf/fpl/fpl2007.html