Publications :: Search

A bit-serial approximate min-sum LDPC decoder and FPGA implementation.

Show publication

On this page you see the details of the selected publication.

Publication properties

Title:

A bit-serial approximate min-sum LDPC decoder and FPGA implementation.

Rating:

(not rated yet)

Discussion:

0 comments

Date:

2006

Publication type:

Conference paper

Authors:

Download (by DOI):

BibTeX:

DBLP:

Bookmark:

The following keywords have been assigned to this publication so far. If you have logged in, you can tag this publication with additional keywords.

Keywords
No keywords have been assigned to this publication yet.

If you log in you can tag this publication with additional keywords

A publication can refer to another publication (outgoing references) or it can be referred to by other publications (incoming references).

Incoming References
No incoming references have been assigned to this publication yet.
Outgoing References
No outgoing references have been assigned to this publication yet.

If you log in you can add references to other publications

A publication can be assigned to a conference, a journal or a school.

Conference
Name:	International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece 2006
DBLP:	db/conf/iscas/iscas2006.html