Publications :: Search

Show author

On this page you see the details of the selected author.

Author information
First name:	Jay
Last name:	Schleicher
DBLP:	15/2314
Rating:	(not rated yet)
Bookmark:

Below you find the publications which have been written by this author.

Show item 1 to 6 of 6  

Select a publication
Show	Title	Venue	Rating	Date
	Joachim Pistorius, Michael Hutton, Jay Schleicher, Mihail Iotov, Enoch Julias, Kumara Tharmalingam. Equivalence Verification of FPGA and Structured ASIC Implementations.	FPL 2007, International Conference on Field Programmable Logic and Applications, Amsterdam, The Netherlands, 27-29 August 2007 2007	(0)	2007
	Michael Hutton, Richard Yuan, Jay Schleicher, Gregg Baeckler, Sammy Cheung, Kar Keng Chua, Hee Kong Phoo. A methodology for FPGA to structured-ASIC synthesis and verification.	Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, DATE 2006, Munich, Germany, March 6-10, 2006 2006	(0)	2006
	David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaughn Betz, Mark Bourgeault, David Cashman, David R. Galloway, Michael Hutton, Christopher Lane, Andy Lee, Paul Leventis, Sandy Marquardt, Cameron McClintock, Ketan Padalia, Bruce Pedersen, Giles Powell, Boris Ratchev, Srinivas Reddy, Jay Schleicher, Kevin Stevens, Richard Yuan, Richard Cliff, Jonathan Rose. The Stratix II logic and routing architecture.	Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, FPGA 2005, Monterey, California, USA, February 20-22, 2005 2005	(0)	2005
	Michael Hutton, Jay Schleicher, David M. Lewis, Bruce Pedersen, Richard Yuan, Sinan Kaptanoglu, Gregg Baeckler, Boris Ratchev, Ketan Padalia, Mark Bourgeault, Andy Lee, Henry Kim, Rahul Saini. Improving FPGA Performance and Area Using an Adaptive Logic Module.	Field Programmable Logic and Application, 14th International Conference , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings 2004	(0)	2004
	Michael Hutton, Vinson Chan, Peter Kazarian, Victor Maruri, Tony Ngai, Jim Park, Rakesh Patel, Bruce Pedersen, Jay Schleicher, Sergey Shumarayev. Interconnect enhancements for a high-speed PLD architecture.	FPGA 2002	(0)	2002
	Kerry Veenstra, Bruce Pedersen, Jay Schleicher, Chiakang Sung. Optimizations for a Highly Cost-Efficient Programmable Logic Architecture.	FPGA 1998	(0)	1998

Your query returned 6 matches in the database.