Publications :: Search

Show author

On this page you see the details of the selected author.

Author information
First name:	Wu
Last name:	Jigang
DBLP:	21/1136
Rating:	(not rated yet)
Bookmark:

Below you find the publications which have been written by this author.

Show item 1 to 25 of 40  

Select a publication
Show	Title	Venue	Rating	Date
	Tao Li, Wu Jigang, Siew Kei Lam, Thambipillai Srikanthan, Xicheng Lu. Efficient Heuristic Algorithm for Rapid Custom-Instruction Selection.	8th IEEE/ACIS International Conference on Computer and Information Science, IEEE/ACIS ICIS 2009, June 1-3, 2009, Shanghai, China 2009	(0)	2009
	Wu Jigang, Ting Lei, Thambipillai Srikanthan. Efficient Approximate Algorithm for Hardware/Software Partitioning.	8th IEEE/ACIS International Conference on Computer and Information Science, IEEE/ACIS ICIS 2009, June 1-3, 2009, Shanghai, China 2009	(0)	2009
	Wu Jigang, Baofang Chang, Thambipillai Srikanthan. A Hybrid Branch-and-Bound Strategy for Hardware/Software Partitioning.	8th IEEE/ACIS International Conference on Computer and Information Science, IEEE/ACIS ICIS 2009, June 1-3, 2009, Shanghai, China 2009	(0)	2009
	Tao Li, Zhigang Sun, Wu Jigang, Xicheng Lu. Fast enumeration of maximal valid subgraphs for custom-instruction identification.	Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2009, Grenoble, France, October 11-16, 2009 2009	(0)	2009
	Amit Kumar Singh, Wu Jigang, Alok Prakash, Thambipillai Srikanthan. Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms.	12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2009, 27-29 August 2009, Patras, Greece 2009	(0)	2009
	Wu Jigang, Thambipillai Srikanthan, Kai Wang. Minimizing interconnect length on reconfigurable meshes.	Frontiers of Computer Science in China 2009, Volume 3	(0)	2009
	Amit Kumar Singh, Wu Jigang, Alok Prakash, Thambipillai Srikanthan. Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms.	Proceedings of the Twentienth IEEE/IFIP International Symposium on Rapid System Prototyping, Shortening the Path from Specification to Prototype, RSP 2009, Paris, France, 23-26 June 2009 2009	(0)	2009
	Wu Jigang, Thambipillai Srikanthan, Kai Wang. Finding minimum interconnect sub-arrays in reconfigurable VLSI arrays.	International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA 2008	(0)	2008
	Xiongfei Liao, Wu Jigang, Thambipillai Srikanthan. A temperature-aware virtual submesh allocation scheme for noc-based manycore chips.	SPAA 2008: Proceedings of the 20th Annual ACM Symposium on Parallel Algorithms and Architectures, Munich, Germany, June 14-16, 2008 2008	(0)	2008
	Abhijit Ray, Wu Jigang, Thambipillai Srikanthan. Performance Estimation: IPC.	Proceedings of the 9th International Conference for Young Computer Scientists, ICYCS 2008, Zhang Jia Jie, Hunan, China, November 18-21, 2008 2008	(0)	2008
	Wu Jigang, Thambipillai Srikanthan, Guang-Wei Zou. New Model and Algorithm for Hardware/Software Partitioning.	J. Comput. Sci. Technol. 2008, Volume 23	(0)	2008
	Wu Jigang, Thambipillai Srikanthan, Chengbin Yan. Algorithmic aspects for power-efficient hardware/software partitioning.	Mathematics and Computers in Simulation 2008, Volume 79	(0)	2008
	Xiongfei Liao, Wu Jigang, Thambipillai Srikanthan. Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors.	IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2007, Montréal, Québec, Canada, July 8-11, 2007 2007	(0)	2007
	Wu Jigang, Thambipillai Srikanthan, Guang Chen. One-dimensional Search Algorithms for Hardware/Software Partitioning.	5th ACM IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2007), May 30 - June 1st, Nice, France 2007	(0)	2007
	Wu Jigang, Thambipillai Srikanthan, Xiaodong Wang. Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches.	IEEE Trans. Computers 2007, Volume 56	(0)	2007
	Leipo Yan, Siew Kei Lam, Thambipillai Srikanthan, Wu Jigang. Energy Efficient Cache Tuning with Performance Bound.	Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2006), 17-19 January 2006, Kuala Lumpur, Malaysia 2006	(0)	2006
	Wu Jigang, Thambipillai Srikanthan, Xiaodong Wang. New Reconfiguration Algorithm for Degradable VLSI Arrays.	IEEE Asia Pacific Conference on Circuits and Systems 2006, APCCAS 2006, Singapore, 4-7 December 2006 2006	(0)	2006
	Wu Jigang, Thambipillai Srikanthan. Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area.	IEEE Asia Pacific Conference on Circuits and Systems 2006, APCCAS 2006, Singapore, 4-7 December 2006 2006	(0)	2006
	Wu Jigang, Thambipillai Srikanthan. Low-complex dynamic programming algorithm for hardware/software partitioning.	Inf. Process. Lett. 2006, Volume 98	(0)	2006
	Wu Jigang, Thambipillai Srikanthan. An efficient algorithm for the collapsing knapsack problem.	Inf. Sci. 2006, Volume 176	(0)	2006
	Wu Jigang, Thambipillai Srikanthan. Reconfiguration Algorithms for Power Efficient VLSI Subarrays with Four-Port Switches.	IEEE Trans. Computers 2006, Volume 55	(0)	2006
	Wu Jigang, Thambipillai Srikanthan. Algorithmic aspects of area-efficient hardware/software partitioning.	The Journal of Supercomputing 2006, Volume 38	(0)	2006
	Wu Jigang, Thambipillai Srikanthan, Chengbin Yan. Minimizing Power in Hardware/Software Partitioning.	Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, ACSAC 2005, Singapore, October 24-26, 2005, Proceedings 2005	(0)	2005
	Wu Jigang, Thambipillai Srikanthan, Heiko Schröder. Efficient Techniques and Hardware Analysis for Mesh-Connected Processors.	Distributed and Parallel Computing, 6th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP, Melbourne, Australia, October 2-3, 2005, Proceedings 2005	(0)	2005
	Abhijit Ray, Thambipillai Srikanthan, Wu Jigang. Practical Techniques for Performance Estimation of Processors.	Proceedings of the 5th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC 2005), 20-24 July 2004, Banff, Alberta, Canada 2005	(0)	2005

Your query returned 40 matches in the database.