Publications
Search

Publications :: Search

Show author

On this page you see the details of the selected author.

    Author information
    First name: K. C.
    Last name: Shashidhar
    DBLP: 36/3876
    Rating: (not rated yet)
    Bookmark:

    Below you find the publications which have been written by this author.

    Show item 1 to 11 of 11  
    Select a publication
    Show Title Venue Rating Date
    Aditya Kanade, Rajeev Alur, Franjo Ivancic, S. Ramesh, Sriram Sankaranarayanan, K. C. Shashidhar.
    Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models.
    Computer Aided Verification, 21st International Conference, CAV 2009, Grenoble, France, June 26 - July 2, 2009. Proceedings 2009 (0) 2009
    Ambar A. Gadkari, Anand Yeolekar, J. Suresh, S. Ramesh, Swarup Mohalik, K. C. Shashidhar.
    AutoMOTGen: Automatic Model Oriented Test Generator for Embedded Control Systems.
    Computer Aided Verification, 20th International Conference, CAV 2008, Princeton, NJ, USA, July 7-14, 2008, Proceedings 2008 (0) 2008
    Rajeev Alur, Aditya Kanade, S. Ramesh, K. C. Shashidhar.
    Symbolic analysis for improving simulation coverage of Simulink/Stateflow models.
    Proceedings of the 8th ACM IEEE International conference on Embedded software, EMSOFT 2008, Atlanta, GA, USA, October 19-24, 2008 2008 (0) 2008
    Prahladavaradan Sampath, A. C. Rajeev, S. Ramesh, K. C. Shashidhar.
    Behaviour Directed Testing of Auto-code Generators.
    Sixth IEEE International Conference on Software Engineering and Formal Methods, SEFM 2008, Cape Town, South Africa, 10-14 November 2008 2008 (0) 2008
    Prahladavaradan Sampath, A. C. Rajeev, S. Ramesh, K. C. Shashidhar.
    Testing Model-Processing Tools for Embedded Systems.
    Proceedings of the 13th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2007, April 3-6, 2007, Bellevue, Washington, USA 2007 (0) 2007
    Prahladavaradan Sampath, A. C. Rajeev, K. C. Shashidhar, S. Ramesh.
    How to Test Program Generators? A Case Study using flex.
    Fifth IEEE International Conference on Software Engineering and Formal Methods (SEFM 2007), 10-14 September 2007, London, England, UK 2007 (0) 2007
    K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens.
    Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code
    CoRR 2007, Volume 0 (0) 2007
    K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens.
    Verification of Source Code Transformations by Program Equivalence Checking.
    Compiler Construction, 14th International Conference, CC 2005, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2005, Edinburgh, UK, April 4-8, 2005, Proceedings 2005 (0) 2005
    K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens.
    Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code.
    2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany 2005 (0) 2005
    K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens.
    An Automatic Verification Technique for Loop and Data Reuse Transformations based on Geometric Modeling of Programs.
    J. UCS 2003, Volume 9 (0) 2003
    K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens.
    Geometric Model Checking: An Automatic Verification Technique for Loop and Data Reuse Transformations.
    Electr. Notes Theor. Comput. Sci. 2002, Volume 65 (0) 2002

    Your query returned 11 matches in the database.