Publications :: Search

Show author

On this page you see the details of the selected author.

Author information
First name:	Witold A.
Last name:	Pleskacz
DBLP:	71/6240
Rating:	(not rated yet)
Bookmark:

Below you find the publications which have been written by this author.

Show item 1 to 10 of 23  

Select a publication
Show	Title	Venue	Rating	Date
	Jacek Gradzki, Tomasz Borejko, Witold A. Pleskacz. Low voltage LNA implementations in 90 nm CMOS technology for multistandard GNSS.	Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, April 15-17, 2009, Liberec, Czech Republic 2009	(0)	2009
	Krzysztof Marcinek, Arkadiusz W. Luczyk, Witold A. Pleskacz. Enhanced LEON3 core for superscalar processing.	Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, April 15-17, 2009, Liberec, Czech Republic 2009	(0)	2009
	Peter Malík, Michal Ufnal, Arkadiusz W. Luczyk, Marcel Baláz, Witold A. Pleskacz. MDCT / IMDCT low power implementations in 90 nm CMOS technology for MP3 audio.	Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, April 15-17, 2009, Liberec, Czech Republic 2009	(0)	2009
	Artur L. Sobczyk, Arkadiusz W. Luczyk, Witold A. Pleskacz. Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures.	Proceedings of the 11th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2008), Bratislava, Slovakia, April 16-18, 2008 2008	(0)	2008
	Marcin J. Beresinski, Tomasz Borejko, Witold A. Pleskacz, Viera Stopjaková. Built-In Current Monitor for IDDQ Testing in CMOS 90 nm Technology.	Proceedings of the 11th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2008), Bratislava, Slovakia, April 16-18, 2008 2008	(0)	2008
	Tomasz Borejko, Witold A. Pleskacz. A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations.	Proceedings of the 11th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2008), Bratislava, Slovakia, April 16-18, 2008 2008	(0)	2008
	Peter Malík, Marcel Baláz, Martin Simlastík, Arkadiusz W. Luczyk, Witold A. Pleskacz. Various MDCT implementations in 0.35µm CMOS.	Proceedings of the 11th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2008), Bratislava, Slovakia, April 16-18, 2008 2008	(0)	2008
	Witold A. Pleskacz, Maksim Jenihhin, Jaan Raik, Michal Rakowski, Raimund Ubar, Wieslaw Kuzmicz. Hierarchical Analysis of Short Defects between Metal Lines in CMOS IC.	11th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2008, Parma, Italy, September 3-5, 2008 2008	(0)	2008
	Zbigniew Piatek, Jerzy F. Kolodziejski, Witold A. Pleskacz. ESD Failures of Integrated Circuits and Their Diagnostics Using Transmission Line Pulsing.	Proceedings of the 10th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2007), Kraków, Poland, April 11-13, 2007 2007	(0)	2007
	Artur L. Sobczyk, Arkadiusz W. Luczyk, Witold A. Pleskacz. Power Dissipation in Basic Global Clock Distribution Networks.	Proceedings of the 10th IEEE Workshop on Design Diagnostics of Electronic Circuits Systems (DDECS 2007), Kraków, Poland, April 11-13, 2007 2007	(0)	2007

Your query returned 23 matches in the database.