Publications :: Search

Show author

On this page you see the details of the selected author.

Author information
First name:	Resit
Last name:	Sendag
DBLP:	85/3649
Rating:	(not rated yet)
Bookmark:

Below you find the publications which have been written by this author.

Show item 1 to 19 of 19  

Select a publication
Show	Title	Venue	Rating	Date
	Resit Sendag, Joshua J. Yi, Peng-fei Chuang, David J. Lilja. Low power/area branch prediction using complementary branch predictors.	22nd IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, Miami, Florida USA, April 14-18, 2008 2008	(0)	2008
	Resit Sendag, Joshua J. Yi, Peng-fei Chuang. Branch Misprediction Prediction: Complementary Branch Predictors.	Computer Architecture Letters 2007, Volume 6	(0)	2007
	Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustus K. Uht. The impact of wrong-path memory references in cache-coherent multiprocessor systems.	J. Parallel Distrib. Comput. 2007, Volume 67	(0)	2007
	Joel S. Emer, Mark D. Hill, Yale N. Patt, Joshua J. Yi, Derek Chiou, Resit Sendag. Single-Threaded vs. Multithreaded: Where Should We Focus?	IEEE Micro 2007, Volume 27	(0)	2007
	Shay Gueron, Jean-Pierre Seifert Seifert, Geoffrey Strongin, Derek Chiou, Resit Sendag, Joshua J. Yi. Where Does Security Stand? New Vulnerabilities vs. Trusted Computing.	IEEE Micro 2007, Volume 27	(0)	2007
	Antonio González, Scott A. Mahlke, Shubu Mukherjee, Resit Sendag, Derek Chiou, Joshua J. Yi. Reliability: Fallacy or Reality?	IEEE Micro 2007, Volume 27	(0)	2007
	Kevin Skadron, Pradip Bose, Kanad Ghose, Resit Sendag, Joshua J. Yi, Derek Chiou. Low-Power Design and Temperature Management.	IEEE Micro 2007, Volume 27	(0)	2007
	Joshua J. Yi, Resit Sendag, David J. Lilja, Douglas M. Hawkins. Speed versus Accuracy Trade-Offs in Microarchitectural Simulations.	IEEE Trans. Computers 2007, Volume 56	(0)	2007
	Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustus K. Uht. Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems.	20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece 2006	(0)	2006
	Joshua J. Yi, Resit Sendag, Lieven Eeckhout, Ajay Joshi, David J. Lilja, Lizy Kurian John. Evaluating Benchmark Subsetting Approaches.	Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC 2006, October 25-27, 2006, San Jose, California, USA 2006	(0)	2006
	Joshua J. Yi, Sreekumar V. Kodakara, Resit Sendag, David J. Lilja, Douglas M. Hawkins. Characterizing and Comparing Prevailing Simulation Techniques.	11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 12-16 February 2005, San Francisco, CA, USA 2005	(0)	2005
	Emre Özer, Resit Sendag, David Gregg. Multiple-Valued Caches for Power-Efficient Embedded Systems.	35th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2005), 18-21 May 2005, Calgary, Canada 2005	(0)	2005
	Resit Sendag, Ying Chen, David J. Lilja. The Impact of Incorrectly Speculated Memory Operations in a Multithreaded Architecture.	IEEE Trans. Parallel Distrib. Syst. 2005, Volume 16	(0)	2005
	Peng-fei Chuang, Resit Sendag, David J. Lilja. Improving Data Cache Performance via Address Correlation: An Upper Bound Study.	Euro-Par 2004 Parallel Processing, 10th International Euro-Par Conference, Pisa, Italy, August 31-September 3, 2004, Proceedings 2004	(0)	2004
	Keqiang Wu, Resit Sendag, David J. Lilja. Exploring Memory Access Regularity in Pointer-Intensive Application Programs.	Intelligent Data Engineering and Automated Learning, 4th International Conference, IDEAL 2003, Hong Kong, China, March 21-23, 2003, Revised Papers 2003	(0)	2003
	Ying Chen, Resit Sendag, David J. Lilja. Using Incorrect Speculation to Prefetch Data in a Concurrent Multithreaded Processor.	17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings 2003	(0)	2003
	Resit Sendag, Peng-fei Chuang, David J. Lilja. Address Correlation: Exceeding the Limits of Locality.	Computer Architecture Letters 2003, Volume 2	(0)	2003
	Resit Sendag, David J. Lilja, Steven R. Kunkel. Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions.	Euro-Par 2002, Parallel Processing, 8th International Euro-Par Conference Paderborn, Germany, August 27-30, 2002, Proceedings 2002	(0)	2002
	Joshua J. Yi, Resit Sendag, David J. Lilja. Increasing Instruction-Level Parallelism with Instruction Precomputation (Research Note).	Euro-Par 2002, Parallel Processing, 8th International Euro-Par Conference Paderborn, Germany, August 27-30, 2002, Proceedings 2002	(0)	2002

Your query returned 19 matches in the database.