Publications :: Search

Show author

On this page you see the details of the selected author.

    Author information
    First name: William J.
    Last name: Dally
    DBLP: d/WJDally
    Rating: (not rated yet)

    Below you find the publications which have been written by this author.

    Show item 1 to 10 of 181  
    Select a publication
    Show Title Venue Rating Date
    Conference paper
    Subhasis Das, Tor M. Aamodt, William J. Dally.
    Reuse Distance-Based Probabilistic Cache Replacement.
    TACO 2015, Volume 12 (0) 2016
    Conference paper
    Mahmut E. Sinangil, John W. Poulton, Matthew R. Fojtik, Thomas H. Greer, Stephen G. Tell, Andreas J. Gotterba, Jesse Wang, Jason Golbus, Brian Zimmer, William J. Dally, C. Thomas Gray.
    A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation.
    J. Solid-State Circuits 2016, Volume 51 (0) 2016
    Journal article
    Forrest N. Iandola, Matthew W. Moskewicz, Khalid Ashraf, Song Han, William J. Dally, Kurt Keutzer.
    SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and 1MB model size.
    CoRR 2016, Volume 0 (0) 2016
    Journal article
    Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark Horowitz, William J. Dally.
    EIE: Efficient Inference Engine on Compressed Deep Neural Network.
    CoRR 2016, Volume 0 (0) 2016
    Conference paper
    John M. Wilson, Matthew R. Fojtik, John W. Poulton, Xi Chen, Stephen G. Tell, Thomas H. Greer, C. Thomas Gray, William J. Dally.
    8.6 A 6.5-to-23.3fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring.
    2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016 2016 (0) 2016
    Conference paper
    R. Curtis Harting, William J. Dally.
    On-Chip Active Messages for Speed, Scalability, and Efficiency.
    IEEE Trans. Parallel Distrib. Syst. 2015, Volume 26 (0) 2015
    Conference paper
    Subhasis Das, Tor M. Aamodt, William J. Dally.
    SLIP: reducing wire energy in the memory hierarchy.
    Proceedings of the 42nd Annual International Symposium on Computer Architecture, Portland, OR, USA, June 13-17, 2015 2015 (0) 2015
    Journal article
    Milad Mohammadi, Song Han, Tor M. Aamodt, William J. Dally.
    On-Demand Dynamic Branch Prediction.
    Computer Architecture Letters 2015, Volume 14 (0) 2015
    Journal article
    Song Han, Jeff Pool, John Tran, William J. Dally.
    Learning both Weights and Connections for Efficient Neural Networks.
    CoRR 2015, Volume 0 (0) 2015
    Conference paper
    Nan Jiang, Larry R. Dennison, William J. Dally.
    Network endpoint congestion control for fine-grained communication.
    Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2015, Austin, TX, USA, November 15-20, 2015 2015 (0) 2015
    Show item 1 to 10 of 181  

    Your query returned 181 matches in the database.