Publications
Search

Publications :: Search

Show venue

On this page you see the details of the selected venue.

    Conference
    Name: Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992
    DBLP: db/conf/ccc/ccc1991.html
    Bookmark:

    Below you find the publications assigned to this venue.

    Show item 1 to 10 of 40  
    Select a publication
    Show Title Venue Rating Date
    Conference paper
    Mokhtar Aboelaze, De-Lei Lee, Benjamin W. Wah.
    A programmable VLSI array with constant I/O pins.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Gur Saran Adhar, Shietung Peng.
    Parallel algorithms for finding connected, independent and total domination in interval graphs.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Selim G. Akl, John M. Calvert, Ivan Stojmenovic.
    Systolic generation of derangements.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Rumen Andonov, Frédéric Gruau.
    A 2D toroidal systolic array for the knapsack problem.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    D. K. Arvind.
    Distributed simulation of parallel VLSI architectures.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    K. Bouazza, Joël Champeau, P. Ng, Bernard Pottier, Stéphane Rubini.
    Implementing cellular automata on the ArMen machine.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Henri-Pierre Charles.
    Loop unrolling for processors with instruction cache.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Philippe Clauss, Catherine Mongenet, Guy-René Perrin.
    Synthesis of size-optimal toroidal arrays for the algebraic path problem.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Alain Darte.
    Two heuristics for task scheduling.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Conference paper
    Frank K. H. A. Dehne, Andrew Rau-Chaplin.
    Parallel algorithms for color image quantization on hypercubes and meshes.
    Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991 1992 (0) 1991
    Show item 1 to 10 of 40  

    Your query returned 40 matches in the database.