Publications
Search

Publications :: Search

Show venue

On this page you see the details of the selected venue.

    Conference
    Name: Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001
    DBLP: db/conf/ims/ims2000.html
    Bookmark:

    Below you find the publications assigned to this venue.

    Show item 1 to 10 of 16  
    Select a publication
    Show Title Venue Rating Date
    Conference paper
    Robert Cooksey, Dennis Colarelli, Dirk Grunwald.
    Content-Based Prefetching: Initial Results.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Jeff La Coss.
    The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systems.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Peter Grun, Nikil D. Dutt, Alexandru Nicolau.
    Aggressive Memory-Aware Compilation.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Mary W. Hall, Craig S. Steele.
    Memory Management in a PIM-Based Architecture.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Tsung-Chuan Huang, Slo-Li Chu.
    SAGE: A New Analysis and Optimization System for FlexRAM Architecture.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas.
    Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Koji Inoue, Koji Kai, Kazuaki Murakami.
    Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systems.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    David Judd, Katherine A. Yelick, Christoforos E. Kozyrakis, David Martin, David A. Patterson.
    Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Csaba Andras Moritz, Matthew Frank, Saman P. Amarasinghe.
    FlexCache: A Framework for Flexible Compiler Generated Data Caching.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Conference paper
    Richard C. Murphy, Peter M. Kogge, Arun Rodrigues.
    The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems.
    Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers 2001 (0) 2000
    Show item 1 to 10 of 16  

    Your query returned 16 matches in the database.